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FOREWORD
This computer recommendation report is submitted in accordance
with Contract NAS 12-615 with NASA Electronics Research Center (ERC),
Cambridge, Mass. Specifically, this report is intended to satisfy item
7C2 of Phase II, Part II of the contract statement of work.
The report is published in two volumes:
Volume I - Computer Recommendations
Volume II - Equations
This volume contains an analysis of candidate computers for use in
the automatic approach and landing system (AALS) plus a recommendation
of suitable computers. Volume II defines a baseline AALS which is
representative, in terms of complexity, of systems appropriate to the
NASA-ERC flight evaluation program. Review and agreement on these
equations was accomplished at NASA-ERC during a technical coordi-
nation meeting on 23, 24 May 1968.
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Robert J. Kell, Howard A. Knudtson,
Tom E. Leonard and Walter E. Ruel
Honeywell Inc.
INTRODUCTION
The computer recommendation task reported herein is derived
from NASA-ERC's Advanced V/STOL Avionics Technology Program.
An airborne digital computer complex is a core item for the planned
V /STOL automatic approach and landing concept flight evaluation. To
place the NASA-ERC program and the task reported herein in proper
perspective, NASA-ERC objectives, as understood by Honeywell, are
reviewed below.
The overall NASA-ERC program objective is to develop those
technologies (not necessarily systems) required to provide V /STOL
transport aircraft with a marginal-weather operational capability in
the civil air traffic environment. The need for both V /STOL short-
range transports and a marginal-weather operational capability for
these transports is based on projections that current trends of in-
creased city-to-city traffic densities and corresponding greater traf-
fic congestion will continue through the next decade. Since the
Northeast Corridor between Boston and Washington, D. C., presents
the biggest problem, the NASA-ERC program will be oriented
toward this geographical/environmental area. In addition, the
program will primarily develop technology applicable to the critical
approach and landing phases of commercial air transportation.
The overall program schedule is shown in Figure 1. A central
digital computer complex will be required to perform most of the
navigation, guhidance, control, and display computations since:
• Flexibility must be provided to permit evaluation
of various configurations and concepts
• Navigation, guidance, and control will be studied
on a unified basis.
Phase I of the program uses existing Gemini equipment. In
Phase II the emphasis will be on evaluating various system/sub-
system configurations and concepts. For example, various guidance
laws for approach and landing will be evaluated to determine the best
flight trajectories for V /STOL. Mechanization of the navigation function
will be varied to evaluate different algorithms as well as sensors. In
the control/display area, both pilot-in-the-loop and fully automatic
evaluations will be conducted. Mechanization will include the central
digital computer complex which is the subject of this report.
pram phase lendr nan1196711968JIV69119701197111972 JIL973
1. H-19 - open-loop flight tests
of navigatfoWguldance system
updating techniques using Gemini
hardware
II. YHC-1A - closed-loop flight tests
of advanced navlgatioWguldance/
controVdisplay techniques
111. Typical VTOL - closed-loop flight
tests of further technology advances
IV. WSTOL transport - closed-loop
flight tests of advanced integrated
system concepts
Note:	 Q Denotes flight test start
Figure 1. Schedule for NASA-ERC Advanced V/STOL
Avionics Technology Program
The Phase III program objectives are similar to those of Phase II.
The primary difference is that a V/STOL vehicle such as the CL-84,
XC-142, etc., will be used instead of the YHC-1A helicopter. In
addition, more advanced technology developments will be evaluated
during this phase.
In Phase IV, the first major attempt will be made to evaluate
an integrated navigation, guidance, control, and display system in terms
of its ability to enhance V /STOL transportation capabilities. In this
phase, the system that has evolved will be evaluated in a candidate
V /STOL transport.
The approach taken in arriving at a computer recommendation has
emphasized the immediate objectives of the Phase II flight test.
Minimum requirements were established through definition of a base-
line automatic approach and landing system. The need for configuration
changes during the useful life of the computer complex was recognized,
however, through evaluation of computer flexibility and growth capa-
bilities of each candidate computer.
Results of the computer recommendation are presented herein, as well
as the rationale of the selection. The baseline AALS is described in
Volume II, along with complementary analyses.
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SUMMARY
Three airborne digital computers, among 20 possible candidates,
are the most suitable for an automatic approach and landing system.
They are:
• Honeywell ALERT
• IBM 4 Pi/CP-2
0 Raytheon RAC-230
Of these three computers, the RAC-230 has an advantage in speed
of calculation, but the ALERT and CP-2 have an advantage in having
been used in other airborne applications.
However, even for these computers, computational speed is
inadequate. This condition can be alleviated by (1) constructing a
relatively simple preprocessor to do the least-squares fit on gyro
data and to do the accelerometer compensation, and (2) simplifying
the navigatidn algorithms to be investigated in the flight test program.
Obviously, two of the recommended computers operating in parallel
would solve the speed problem, but other desirable characteristics
would be adversely affected.
Selection of these three computers was determined through
investigation of the requisite AALS computations and the characteris-
tics of the candidate computers. (Computations are discussed in
Volume iI of this report.) Programming analyses were conducted to
determine the capabilities of airborne digital computers for solving
these equations.
A basis was established for rating computers on their ability to
satisfy minimum program requirements - speed, memory, interrupt
capability, and availability - and also on additional characteristics
which are desirable for the AALS application. - speed in excess of
minimum requirements, adequate software, versatile input/output,
convenient instruction repertoire, expandable memory, reliability,
long word length, low weight, small volume and low power consumption.
Due to the difficulty in obtaining valid cost information without issuing
a formal specification and RFP, this factor was not included in the
technical evaluation.
In addition to the three selected computers, the IBM 4 Pi/EP is
equally suitable except that delivery is questionable. The Univac 1830A
also might be used; however, it was evaluated significantly lower than
the selected computers. An ALERT with a commercial memory or a plated-
wire memory would be very attractive because of the greatly increased
speed of calculation.
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Use of available computers (IBM Gemini and Honeywell DDP-516),
preprocessors, and multiple computers was also examined.
COMPUTER SUBSYSTEM REQUIREMENTS
The basic requirement for the computer subsystem(s) defined
herein is that the subsystem make all computations necessary to the
mechanization of the baseline automatic approach and landing system
defined in Volume II. As such, the computer complex must perform
navigation, guidance, control, and display computations. (Except for
some memory sharing, display generation, such as character writing,
vector presentation, etc., will be done with hardware external to the
computer complex.)
Minimum capability required of the computer complex is that defined
by the baseline AALS. However, the flight test AALS configuration
can be expected to change. As understood by Honeywell, NASA-ERC
plans to evaluate various V/STOL AALS concepts. The resulting con-
figuration changes probably will introduce added computation needs.
Therefore the computer subsystem must be flexible and growth must be
accepted. No firm guideline with respect to needed (or desired) flexi-
bility and growth capability has been established. Instead, flexibility
and growth potential have been treated as desired features with no
minimum requirement.
Because of the developmental nature of the NASA-ERC program,
no limits have been placed on physical characteristics of the subsystem
equipment such as weight, volume, and power input. However, mini-
mum size and low power have been considered desirable features.
Similarly, no requirements have been established, nor even any con-
sideration given, for packaging except that the equipment must be
flightworthy.
COMPUTER CHARACTERISTICS
The characteristics of potential candidate computers were obtained
from several sources but primarily from the manufacturers' manuals
and brochures which are listed in the bibliography. These were ob-
tained in response to our request (24 April 1968) for information from
known suppliers of airborne digital computers. The request included
preliminary specifications for the computers and gave a brief des-
cription of the computational tasks. Most of the manufacturers re-
sponded with descriptive material, some with information on two
computers. One requirement which may have limited the list of
candidate computers somewhat is that computer delivery would
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Manufacturer
1. AC Electronics
2. AC Electronics
3. American Bosch Arma
4. Autonetics
5. Control Data
6. General Precision
7. Honeywell
Computer
Magic 311
Magic 331
Micro-D (4K-1801)
D26J (24 bit)
5360
GPK-20
ALERT
have to be within four to five months after order (according to
present plans). This means that the computer must be essentially
an off-the-shelf product.
In addition to the manufacturers' documents, the following reports
and articles were used as source material for the computer
characteristics:
a) State-of-the-Art Aerospace Computer Survey. NASA-
Electronics Research Center, 3 January 1967 and
10 May 1968.
b) State of the Art of Aerospace Digital Computers,
1962-1967. IEEE Computer Group News, January 1968.
c) SSGS Data Processing Subsystem Description,
International Business Machines.
d) A Survey of Spaceborne Computers. Planning
Research Corporation, 27 June 1966.
e) The IBM System/4 pi CP-2 Computer. Babb,
Crenshaw and Jones, IBM Electronics System
Center.
( Material from the above sources is referenced by the
corresponding letters a through a on the computer characteristics
chart, Table I.)
Also, telephone conversations with the various manufacturers
were used to further supplement the documentary information.
The list of manufacturers and their candidate computers is
as follows:
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Manufacturer Computer
8. Honeywell DDP-516
9. Honeywell SIGN-III
10. Hughes HCM-205
11. IBM 4 Pi/CP-2
12. IBM 4 Pi /EP
13. IBM Gemini
14. Nortronics NDC-1060
15. Raytheon RAC-230
1 ►:. Teledyne TDY 210
17. Teledyne TDY 300
8. Texas Instruments 2 540
19, Uni'vac 1818ILAAS
20. L; nivac 1830A
The Honeywell DDP-516 and the IBM Gemini computers are included
in the above list because these machines could be' readily available.
The categories of computer characteristics discussed below allow
a quantitative comparison of the various models. Characteristics
were chosen primarily to supply the necessary input for the point
evaluation process, but additional items were included for general
information. As discussed in the evaluation section of the report,
the suitability of a given computer was determined by its conformance
to a set of "required" specifications and its score on additional
"desirable" characteristics.
Instruction Execution Time
In view of the heavy workload imposed on the computer by the
multiple tasks, the instruction execution time is probably the most
important characteristic to be considered. Since the computation is
primarily the solution of algebraic equations, the arithmetic times
are of chief concern. Add, multiply, and divide times are listed in
Table I and show a wide variation between computers. All of the
computers have a hardware multiply instruction and almost all have
hardware divide. Two computers (Raytheon RAC-230 and Univac 1830A)
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TABLE I
AIRBORNE DIGITAL COMPUTE
Execution tiros, Vase Core memory Instruction repertoire{ Addressii
Data Hardware
Manufacturer Model MLu. Mas. Word Cycle word DoublepDoubl on
aqua" Hardware No, of
eapmatty, capacity. sise, time, vise, No. of roM, time, floating Logical index	 lndiAdd Mult Div k'-bits k-bit n bits psec bas Wtr. inatr. v sec point instr. registers sddr
AC Electronics Magic 311 19.5 104 332 6,144 --- 12 2.6 24 29 --- --- --- X --- -
AC Electronics Me& 331 4.5 34.5 84.5 12 32 31 3.0 31 23 --- --- --- X 3 7i
Arms Micro-D 12.6 240 4000 2 I6 18 3.3 18 IS --- --- --- X - -- -(AX-1801)
Automatics D26J 124-bit) 7,2 15.3 30.6 4 32 24 3.6 24 46 X --- --- X 7
comb	 Data 5360 12 80 90 4 32 24 6.0 24 47 --- --- --- X X I	 J
General Precision GPB-20 20 100 220 4 i6 10 4.0 20 32 X --- --- X --- -
Honeywell ALERT 4' 141 32u 4 32 24 2, Oh 24 89 --- --- --- X 6 7
Honeywell DDP 516 1. 92 5.28 13.56 4 32
(
16 0.96 16 --- X --- --- X 1 J
Homaywell SIGN III 4 24 24 4 8 20 2.0 20 59 If --- --- X 4 -
Hugbes RCM-205 4a 32' 25a 4a is' 32' 2. Oa 18' 40a --- --- --- --- X 7
1611 Gemini 140c 420c 840' 4c --- 39c B4Oc 26' 16, --- --- --- X --- -
MM 4 Pi/CP-2 3.8 11.5/18.1 46.3 8 32a (	 32 2.5 16132 file --- --- --- X 3 7
BM 4 Pi/EP 5.8 9.5b 18.3 b Bb 131 36b 2. 5b 32b 135b X --- Xb X 16 7
Nortrudes 1113C-1060 6/8 261 74 50/138 4 16 24 2.0 14128 42 X --- --- X 7 7
Raytheon RAC-230 2.6t/4, 1 11. ef/13.6 11	 6fil3.6 4 16 23 2.0 23 63 --- --- --- X 1
Teledyne, TDY 210 8 32 .- 1 8 20 4.0 20 29 --- --- --- --- 3
Teledyne TDY 300 6 22.5 40.5 8 --- 24 3.0 24 29 X --- --- X 3
Teams IeW'umede 2540 4 16 15 8 32 i6 2.0 16 20 --- --- --- X 8
Dnleat Ult ILAAS 4 22 22 12 32 18 2.0 18 27 --- --- --- X 3
I7eivac 1830A 2f/4 let/20 32/34 4 131 30 2.0 30 72 --- 32 --- X 7
a State-of-the-art Aerospace Cocaptter Survey, NASA ERC. 3 January 1967 and 10 May 1968.
b State-of-the-art of Aerospace L' al Computers 1882-1967, IEEE Computer Group News, January 1968.
c 98. D+ ,% Processing Subsystem Description BM
d A Survey of Spaceborne Computers. Planning Research Corp.. 27 Jme 1966.
e The BM Sysgm/4 Pi/CP-2 Computer, Dobb, Crenshaw, and tones. IBM ElectronicE System Center.
f With cwerlap.
9 X denote that feature is available.
"I -WW  memory cycle time with commercial or piRted-wire memory.
i Emaciation times are 2. 12. and 30 with I-we" ummory.
) Mae, weight, and power are 2.12. 108, and 375 with commercial memory and references.
2'	 T sir +>,W I
TABLE I
)IGITAL COMPUTER CHARACTERISTICS
epertoireg Addreningg Input/outputg Software
e Max. No, of No, of A • assembler
Hardware No. of data rate, No, of parallel serial C • compiler Computer SiIIe, Estimated Estimatfloating Logical index Indirect k words priority 1/0 1/O S	 simulator operabL 3 Weight, Power,w
MTBF, de livery.
maths Cemmsmspoint instr. registers addreesing per sec DMA interrupts channels channels L • library routine on ft lb
bra
--- X --- --- --- X 1 --- 3 A, S IBM 7090 0.42 30 139 4150 --- Includes analog 110
' IBM 7040 preeessor
--- X 3 X --- X l 1 1 A, S, L IBM 360 0.6 50 1 SO 1320
-••
i-- X --- --- 55 X 1 1 1 A, S,L Micro-D 0.1 5.25 35 10000 1.5
--- x 7 X 50 X 5 7 --- A,S IBM 7094 0.85 50 250 1850 6-7
--- X X X 167 X 8 3 2 A, S, L CDC 1604 0.6 So 100 7545b 4
CDC 3600
- X --- --- --- X 1 6 8 A,S IBM 704017094 0.35 25 50 3600 ---
--- X 6 X 250 X 24 7 --- A, L
UnW1106
ALERT-B-1800/ 1, 30 71/ 1501 2581 4-6
A, S. L 2200 IBM 360
--- X 1 X 1000 X 48 1 --- A, C, L DDP 516 13 250 1000 --- 0 Ground-based computer
--- X 4 --• --- --- 14 1 1 A, L SIGN 111 0,5 25 90 2742 6
--- --- X X 500d --- id 1° --- C.Sa IBM 7094° 0. 2' 13' 110a --- 8°
__. X --- --' _-- __- _._ ___ 3° ___ _-_ 1,5' 58.5' 90' 2580° 0 Effeet ek inst. +2kdata memory
---
X 3 X 60° X 32 3 --- A, S, L° IBM 360, 4 Pi' 0.86 47 240 4000' 0.5
Xb X 16 X --- -•- Sb 3b •-- A,C,Ld IBM 360 0.9b 62b 303b 5000b 9-12
--- X 7 X --- --- 32 1 1 A, S, L IBM 360165 0.97 38 160 2367 9 32 iMSmpts by specialI/O logic
---
X I X --- X 30 2k X A, S.L IBM 1401/7044 0.4 30 95 5000 4
--- --- 3 --_ _-- _-- --- A, S. L --- 0,18 12 70 3999
---
X 3 --• 167 -•• 5 --- --- A. S,L --- 0.27 25 110 3240 -•-
••• X 6 X 500 X 6 8 --- A,L TI 2540 0.90 49 Igo 1450 S
•-• X 3 --_ _-- 2 --- i8 A, L L
®M 980
0.89 47 225 1500b 10-12 Includes I/O multi-
---
X 7 X 167 X 32 16' --- A, C,L -- 2.6' 200° 667' 4500b 4
pleaer
JPQ	 T 0
PRECEDING PAGE BLANK NOT FILMED.
have memory overlap available, which allows simultaneous referencing
of an operand and the next instruction and thus reduces the execution
time by one memory cycle time. The arithmetic times shown for these
two computers are for both the overlapped and non-overlapped conditions.
Also, for the Nortronics NDC-1060 and the IBM 4 Pi/CP-2 with their
dual-size data words, the arithmetic times are shown for both word
lengths. Where hardware divide is not available, the equivalent software
operation time is used. The time for housekeeping or miscellaneous
instructions was assumed as equal to the add time, and equivalent times
based on the add and multiply times were derived for the subroutine
executions (square root, trigonometric, etc.).
Memory
The characteristics of the rapid-access memory system are a
significant consideration. This category pertains only to the magnetic
core destructive readout (DRO) memory that is obtainable with each
computer, although a few machines have nondestructive readout (NDRO)
or braided core memories available. The items included in the memory
characteristics are the minimum and maximum capacity, word size,
and cycle time. It has been determined that the maximum capacity
must be at least 8000 words to satisfy the requirements, and capacities
larger than this are attractive for future growth. Also, the memory
cycle time is not of particular significance by itself but is important
as it effects the arithmetic execution times and the input/output (I/O)
data transfer rates. The number of bits per word for the stated
capacities is also shown in Table I since this word size is not always
the same as the data word size.
The data word size determines the precision or resolution of the
computation and, in the computers considered, ranges from 14 bits(NDC-1060) to 32 bits (4 Pi/EP). The required precision for solving
each of the equations has been estimated. This estimate is the basis
for determining the percentage of total computation which must be done
by double-precision arithmetic as a function of data word length.
Instruction Repertoire
The number of instructions in the computer's repertoire is included
in Table I but has not been assigned points in the evaluation scheme.
However, the more specific hardware instruction classes such as
floating point, double precision, and logical - instructions do have point
allocations, since the program execution speed and programming ease
is significantly improved with the availability of these features. Only
one machine, the IBM 4 Pi/EP, has hardware floating point (Table I).
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Addressing
The features of index registers and indirect addressing are a
definite asset to the programmer in designing sophisticated programs
and thus are included in the evaluation scoring.
Input/output
An attempt was made to list the input/output characteristics in
some detail since this application requires that the computer must
process a large number of external signals with widely varying
properties. The need to conserve central processor time makes it
desirable that the data transfers be controlled by the system rather
than the program. Thus, the availability of direct memory access(DMA) for each computer is indicated in Table I (as opposed to the
simpler program-controlled I/O in which a program instruction must
be executed for each data word transferred). This DMA feature allows
a direct transfer of data to and from memory without any attention
from the program (except for initialization), with the "stealing" of
memory cycles by the asynchronous external equipment as required.
Since the AALS application requires both parallel and serial I/O
transfers, the number of channels of each is listed as separate
table entires. ' An I/O channel is considered to be an input channel
and an output channel. The maximum parallel data transfer rate is
also indicated, and the number of priority interrupt levels is listed
in the table. One interrupt is a minimum requirement, and added
levels or channels beyond this are desirable in the evaluation scoring.
These interrupt levels are those available for external use, as opposed
to the internal interrupts such as power on, and are true hardware-
priority levels in which a higher priority may interrupt a lower
priority sequence.
Software
The software complement furnished with the computer is quite
significant in this application, since the programs are likely to be
changed quite often. More and more software is becoming available
for airborne computers. Also, the value of compatibility between
ground-based and airborne computers has been realized. The soft-
ware considered in Table I includes an assembler, compiler, simu-
lator, and library subroutines. As indicated in the table, most of
the computers investigated have an assembler, simulator, and library
routines but only a few have a compiler available. The simulator
allows execution of the airborne machine-language program on
another computer, with a trace routine to show the complete history
of the program on a step-by-step basis. An important factor in
assessing the importance of the software is the availability of the
computers for which the software is written. The software is usu-
ally written for compatibility with one or more ground-based
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computers but may be written for the airborne computer itself. In
the latter case, the airborne computer would probably require an
extensive array of peripheral or auxiliary equipment and might need
a larger memory system. Thus, where a compatible ground-based
computer is available, it would be desirable to perform the various
phases of compilation, assembly, debug, simulation, etc., on this
computer.
Physical Characteristics
The characteristics of size, weight, and power listed in Table I
have an evaluation point allocation. Although these properties would
be critical considerations in long-term spaceborne vehicles for
example, the emphasis is much less in the airborne research appli-
cation, and the evaluation scoring is scaled accordingly.
Reliability
High reliability is not a crucial factor in this application but is
certainly a,desirable quality. The rating points are alloted on the
basis of mean-time-between-failure (MTBF). With a few computers,
even rough estimates of the MTBF were not available from the manu-
facturers or the other sources.
Delivery
Since the manufacturers did not submit formal quotations, firm
delivery times are not available. However, the request for infor-
mation did state that the delivery requirement would be about four
to five months. The estimated delivery times that are included in the
Table I were gathered from the various source documents or from
direct contact with the manufacturers. It should be emphasized
that these times are only "ball-park" estimates by the manufacturers
and could change substantially in a firm quotation.
CANDIDATE SUBSYSTEMS
Several possible subsystem configurations were investigated.
These are the use of:
1) The Gemini digital computer
2) Multiple, general-purpose processors
3) A preprocessor to perform attitude matrix
computation and resolution of accelerometer
pulses.
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4) A preprocessor for the least-squares fit of
gyro data and for accelerometer compensation.
Of these four alternatives, only number 4 is included in the system
recommended by Honeywell and is described in detail in Appendix A.
Items 1 to 3 are described below.
Gemini Digital Computer
The use of available Gemini digital computers was considered
in two areas;
1) Use as the central processor (possibly up to six
Gemini computers in parallel)
2) Specialized use to ease interfacing problems
and reduce cost.
The conclusion to item 1 is that the Gemini computer(s) is
definitely not usable as the central computer co!'aplex for this system
because the requirement for high calculation speed is not met by the
serial arithmetic of the Gemini computer. For example, the Gemini add
and multiply times are 140 and 420 microseconds, respectively, com-
pared with current machines with typical times of about 2 and 12
microseconds.
Even if six Gemini computers were used simultaneously, including
the capability of concurrent multiply and add, present machines would
be about five times as fast in completing the calculations.
However, there are conceivably special-purpose uses for the
Gemini computer that might take advantage of the specific features
that this computer offers.
If the Gemini computer were used in the interface system for
some special-purpose preprocessing and/or post-processing, the
pertinent signal flow might be as shown in Figure 2 (where one
Gemini computer would act as both a preprocessor and a post-
processor).
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Central
Processor
Up link	 I	 Decimal
Manual data
Accelerations	 Geminicomputer	 Down Iii
Body rates
Timin4 ref9rence
Figure 2. Gemini Computer/Signal Flow Interface
Among the Gemini computer features that may be important in
deciding tl* feasibility of using it for this application are the
following:
• Accurate timing is available from the timing
reference unit. This might alleviate the need
for procuring a high-accuracy time reference
for the navigation integrations.
• The Gemini computer interfaces with the digital
command system (DCS) and data transmission system(DTS) - except that greatly increased data rates will
be used for the VTOL program which might make
this interface unusable.
• The Gemini system has a manual data input unit(MDIU) and a digital display output which might
be usable. However, it is probable that these
units are too specialized to be practical for
this type of program.
•	 The Gemini computer has input facilities for pulse -
rate inputs from three accelerometers, which might
be useful in the VTOL program for the accelerometer
or strapdown gyro inputs. Thus, the computer might
be usable for preprocessing and/or compensation of
gyro and accelerometer data, and take the place of
the special purpose preprocessor that is recommended
as a means of reducing the computational load in the
control processor.
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Items like those listed above could be investigated in more
detail, particularly in the area of using the Gemini computer for pre-
processing and/or compensation of gyro and accelerometer data.
However, slow computational speed, heavy weight, and the inflexi-
bility of the hardwired program will most likely cause the Gemini
to be rejected even for these special applications.
Multiple General-Purpose Processors
In addition to the other possibilities, a system consisting of two
general-purpose ('GP) processors was considered. Such a system
has the advantage of using only off-the-shelf subsystems and bypasses
the problem of new hardware design and fabrication. It might result
in somewhat more computational capacity than is required, which
might be considered more of an advantage than a disadvantage in
this program. This type of system certainly would achieve more
flexibility than a system that combines general-purpose and special-
purpose processors.
Two approaches might be used in selecting the component
processors that make up the system. One approach would be to
choose two processors with different characteristics, say, one
with a smaller word size and a greater operating speed and the
other with a larger word size and a slower speed. Then those
portions of the calculations which must be performed at high
repetition rates but with moderate precision could be mechanized
on the first processor and the rest on the second. By tailoring
the processors to the computational requirements, unnecessary
excess computational capacity is avoided and a smaller penalty
in space, weight, and power is paid. However, this approach has
serious disadvantages. Interfacing two different GP processors
might be troublesome and, more serious yet, support problems
of such a system are doubled. It is likely that separate ground
support equipment would be required by the two component pro-
cessors,a.nd it is virtually certain that two versions of software
support (such as assemblers, test programs, etc.) would be
needed. The necessity for programmers to familiarize them-
selves with two different computers would be a further irritant.
These disadvantages are avoided by the second approach of
selecting one GP processor and using two copies. In addition to
reversing the arguments above, there is the further advantage of
system redundancy. During the AALS program, problems with one
of the computers need not bring the test cycle to a halt. In fact,
it would not be necessary to acquire both copies of the processor
before beginning software checkout or even flight test. The
interchangeability of the two processors leads to many conve-
niences in system development, test, and modification. The
only technical disadvantages appear to be the potentially larger
penalty of space, weight,and power.
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Attitude Matrix Preprocessor
Honeywell experience indicates that it is feasible to calculate
the attitude matrix and velocities in a special-purpose DDA front end
which would greatly alleviate the load on the central processor.
The disadvantages of this approach are the resulting lack of
flexibility and the necessity for additional hardware design and fabri-
cation. Since the DDA is special-purpose, the attitude algorithm em-
bodied in its design would not be subject to change. While adequate
DDA algorithms do exist, this lack of flexibility is something of a
disadvantage for the AALS program. Again, while the DDA design
is not difficult and the fabrication is straightforward, the addition
of special hardware to an off-the-shelf computer is also a disad-
vantage. Thus, this scheme is not recommended for AALS.
Least-Squares Preprocessor
This type of subsystem is recommended for the AALS. It consists
of a special-purpose preprocessor to do the least-squares fit on the
gyro data and to do the accelerometer compensations.
It is designed to solve exactly the same equations as would be
solved on the whole-word machine and contains the flexibility required
to investigate changes to these equations as needs dictate.
This device is described in detail in Appendix A.
COMPUTER EVALUATION
The basis of computer evaluation was that the "best" computer
will:
1) Meet all minimum requirements
2) Have characteristics that are more "desirable"
than the characteristics of the other competing
corriputers.
The "required" characteristics are considered to be adequate
speed, memory, interrupt, and availability. These were evaluated
on the basis of yes or no.
For evaluation of "desirable" characteristics, a point system was
devised to enable competing computers to be compared on a quantitative
basis. The point system has a maximum of 100 points divided into the
following categories (according to our estimation of the value of these
various characteristics):
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Feature Points
1. Computational speed 20
2. Software 15
3. In-out features 15
4. Instruction repertoire 15
5. Memory 10
6. Reliability 5
7. Word length 5
8. Weight 5
9. Volume 5
10. Power 5
Total 100
Within each of the above categories, quantitative assignments were also
made so that each candidate computer could be evaluated on a strictlynumer-
ical basis.
It is recognized that the accuracy of the numerical evaluation is no
better than the accuracy of the point allocation to the various categories of
computer characteristics. However, it is felt that a meaningful point
assignment was made within the context of the computer recommendation
task. Different emphasis on selected characteristics may be easily obtained
by reassignment of point allocations.
Discussion of the various "required" and "desirable" characteristics
follows
'	 Required Characteristics
The justification for considering adequate speed, memory, interrupt,
and availability to be required characteristics is discussed in the para-
graphs that follow.
S^eed. - The single,most important computer characteristic is computa-
tionaa speed. The mandatory requirement is that the computer be able to
calculate the system equations at the required sampling rates on a real-time
basis. We express speed on a numerical basis by calculating a speed ratio
of computer time (to perform all required calculations) divided by real time
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(upon which the calculations are based). To be acceptable, the overall speed
ratio must be less than unity, but we allow the central processor to have a
ratio up to 1. 3 because special-purpose equipment can relieve the load enough
to bring the overall system speed ratio to less than 1.0.
Memory. - Programming analysis shows a minimum of 7575 words of
storage required for the memory, broken down as follows:
Parameter Words
Instructions 1900
Constants 350
Variable data 400
Executive control	 200
Subroutines	 1200
Debugging aids	 1000
Subtotal	 5050
Misc. and growth (504)	 2525
7575  y 8000 words
Interrupt. - Some type of interrupt system is considered mandatory for
the computer so that at least the highest system sample rate (1024 samples
per second) need not be timed in the central processor itself.
This external timing is necessary because the computer program is
expected to have many logical choices of flow paths and is expected to under-
go many changes which would lead to an extreme complication in program-
ming if each change in flow path and/or program required a modification of
the computer timing.
Fli htworthiness. - All machines that are considered as candidate com-
puters except the DDP-516) are manufactured as airborne computers and
are therefore expected to be usable in the helicopter environment. The
DDP-516 is included in this report because ERC currently has one.
Availability. - Because of the tight schedule this is considered a re-
quired item. However, any candidate computer that is ruled out solely on
availability is still evaluated on all other points so that a change in procure-
ment schedule will not require a new computer survey.
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Desired Characteristics
The point allocations used in evaluating the desired computer character-
istics are discussed below.
Com utation Speed (20points). - Points are assigned on the basis of
speed ratio:
Range of speed ratio	 Points
1.2	 - 1.3 1
1.1 -	 1.2 3
1.0	 - 1. 1 6
0.9 - 1.0 9
0.8 - 0.9 13
rt	 0.7 - 0.8 17
0.6	 - 0.7 19
0 - 0.6 20
This point allocation gives credit to fast computers that would be more
versatile and therefore better able to cope with future problems that would
involve increased growth and complexity. The allotted points increase as a
function of speed with the full allowable credit (20 points) being given for
computers that perform their calculations in less than 0. 6 of real time.
Some point credit is given to machines that are slightly slower than real
time because of the possibility of adding a small preprocessor which would
then make these machines capable of real-time operation. It is estimated
that this preprocessor could handle up to 30 percent of the total computa-
tional load. Thus, the rating points are assigned up to a maximum speed
ratio of 1. 3. The method for determining speed ratio is described in
Appendix B.
Software (15points). - The amount of software furnished with the com-
puter has a large influence on ease of programming, which is quite impor-
tant for a research application of this sort where frequent changes in the
computer program scan be expected.
The points assigned for subcategories of software are:
Software	 Points
Compiler	 3
Assembler	 5
Simulator	 5
Library subroutines
	 2
18
Input/Output (15points). - The input/output capability is an important
criterion for the AALS computer because of the complexity and relatively
high transfer rates of the interface equipment. Alc•o, the severe computation
speed requirement makes it highly desirable that the data transfers be con-
trolled by the system rather than by program control. Complete program
control down to the individual data word transfer would consume a consider-
able portion of the valuable processor time. Further, the system data trans-
fers can be asynchronous with respect to the processor, at rates selected by
an external high-precision clock. The transfers would be initiated by a
priority interrupt system (which is discussed as a separate criteria). Thus
it is felt that at least one buffered I/O channel is essential for this applica-
tion, with additional channels or the further sophistication of direct memory
access as desirable options.
The points assigned for input/output are:
Function	 Points
1) Direct memory access 	 6
P-iority interrupt
2 to 4 channels
	 2
More than 4 channels
	
4
2) Number of in /out channels
Parallel
2 channels	 2
More than 2 channels
	
3
Serial channels
	 2
Instruction repertoire (15 points). - This category has significance from
two standpoints - the effect on execution speed,which has already been
discussed, and the ease of programming. The latter is difficult to evaluate
quantitatively, but some consideration should be given it since programming
time can be a significant factor with a computer used in a research program
such as is envisioned for this application.
Therefore, ,  point allocations are made as follows:
Function	 Points
1) Floating point	 1
2) Double precision '	 2
3) Indexing:
1 register	 4
2 registers	 5.
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3 registers
	 6
4 or more registers
	
7
4) Indirect addressing	 4
5) Logical instructions
Reliability (5 points). - The reliability of the AALS computer is not as
criticaTasin a long-term spaceborne computer, for example. Nevertheless,
a reasonably high reliability is certainly a desirable quality. The computer
must, of course, be able to operate properly in an airborne environment
over the typical ranges of temperature, altitude, shock, and vibration.
The MTBF is used as the measure of reliability and allocated points are
as follows:
MTBF	 Points
1000 < MTBF < 1500 hrs
	
2
1500 s MTBF < 2000 hrs 	 4
2000 s MTBF	 5
Memory (1_0_p_o_in tts) .. - In keeping with the philosophy of the AALS com-
puter as a research and development tool, the memory would probably be the
conventional DRO core memory with read/write capability. But this does not
necessarily rule out other types of memory systems for all or part of this
application. The memory cycle time is not a consideration here since it As
included instead in the execution speed criteria. Thus, the primary factor
is memory capacity. It has been determined that 8000 words of memory
are required for all the AALS tasks (including growth). This then constitutes
the minimum memory size requirement in the computer selection process, but
additional expansion capacity beyond 8000 words would be a desirable quality.
Therefore, 6 points are allocated if memory is expandable to 16, 000
words and 10 points if it is expandable to more than 16, 000 words. Memories
of very large size are not considered advantageous for this application
because no need is foreseen for having memory consuming things like com-
pilers in core storage.
Word length (5 points). - Although instruction word length and data word
length may be different ii a given computer, data ward length is of primary
interest since this determines the precision or resolution of. the computation.
There is obviously a tradeoff here, in that shorter data words can be used in
double-precision operations at the cost of longer computation time. This
indicates .:iat the word length should be sufficiently long that the bulk of the
computation may be performed with single-precision arithmetic. The re-
quired precision in terms of word length will be determined for each of the
AALS tasks as a means of splitting the single- and double-precision compu-
tation for any candidate computer. A dp ia word longer than that required to
perform all of the computation is a desirable characteristic but not a
necessity.
20
This criteria is weighted at a rather low level, since its major effect has
been transferred to the speed criteria. Assigned weights are:
Word length, bits Points
16 to 18 1
19 to 21 2
22 to 23 3
24 to 25 4
26 and up 5
Weight (5 points). - Weight is not as critical for this computer as in
most airborne applications. Thus, low values for these characteristics are
desirable but not essential. For comparison purposes, the weight should
represent a computer with 8000 words of memory and a power supply.
Assigned points are:
Weight, pounds Points
141 to 170 1
111 to 140 2
81 to 110 3
50 to 80 4
Less than 50 5
Volume (5points). - Volume, like weight, is not considered to be as
critical for this application as it would be for production-type airborne
applications, but is considered worthy of consideration because this system
should be capable of operating in vehicles other Than the original helicopter(for example the XC-142), and small volume makes such changes easier.
Points alloted are:
Volume, cu. ft. 	 Points
4to5	 1
3to4	 2
2 to 3	 3
1 to 2	 4
Less than 1	 5
Power (5 points). - Low power consumption, like low weight and low
volume, is important from the standpoint of versatility and thus is allocated
the following points:.
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Power, W Points
400 to 500 1
300 to 400 2
200 to 300 3
100 to 200 4
Less than 100 5
The candidate computers were each evaluated according to the require-
ments and "points" described above. Results in each category are given in
Table II.
TABLE II
COMPUTER RATINGS
Computer Speed Software Input/outt
instruction
rlperlolre Reliabllfty Memory
Data
word
length
Weight Volume Power Total
AC Electronics. 0 10 6 1 S 0 4 5 5 4 42Magic 311
AC Electronics. 0 12 8 11 2 10 E 4 5 4 61Magic 331
ARMA, Micro-D 0 12 8 l 5 6 I 5 5 5 48
Autonetics. D26J 0 10 13 14 4 10 4 4 5 3 67
Control Data, 5360 0 12 15 10e S 10 4 S 5 4 70
General Precision, 0 10 11 3 5 6 5 5 5 52GPK-20
Honeywell, ALERT 3b 12 13 12 5 10 4b 4b 4b 71b
Honeywell, DDP 516 0 10 10 11 2e t0 1 0 0 0 44
Honeywell. SIGN 111 0 7 6 10 S 0 2 5 E 5 45
Hughes, HCM-205 0 8 2e IOe 2e 6 1 5 5 4 43
IBM, Gemini 0 7e 2 1 5 0 S 4 4 5 33
IBM, 4 Pi1CP-2 3 12 13 11 5 10 5 5 5 3 72
IBM. 4 Pi/EP 3 10 13 15 5 10 5 4 5 2 72
Nortronics, NDC-1060 0` 12 6 14 S 6 5 S 5 4 62
Raytheon, RAC-230 91, 12 15 9 5 6 3 5 5 5 74
Teledyne, TDY-210 0 12 2e 6 5 0 2 5 5 5 42
Teledyne, TDY-300 0 12 8e 9 S 0 4 5 S 4 50
Texas Instruments, 2540 0 12 13 12 2 10 1 5 5 4 64
Univac. 18181LAM 0 7 4 7 4 t0 1 5 S 3 48
Univa.., 1830A 6 10 13 l3 5 10 5 0 3 0 54
a Estimate made due to data unavailability.
b For commerclal or plated-wire memory, the points vroold be modified to: Speed 13. weight 3, volume 3, power 2. and total 77.
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RECOMMENDED COMPUTER SUBSYSTEM
Recommended Computers
As a result of the computer selection process (as summarized in
Table III) and in keeping with the contract requirements, three computers
are recommended as being in the "best for the job" category. These are the
Honeywell ALERT, IBM 4 Pi/CP-2, and Raytheon RAC-230, with rating
points for desirable characteristics of 71, 72, and 74 points, respectively.
These three, plus the Univac 1830A, are the only computers that satisfy the
required characteristics, but the 1830A has 64 points which drops it substan-
tially below the grouping of the three recommended machines. The IBM
4 Pi/EP would also meet the requirements if adequate delivery is provided(IBM has indicated that a shorter delivery is possible, depending on the
circumstances). The execution speed was the characteristic that eliminated
the remaining computers from further consideration. The requirement here
is that the speed ratio (ratio of computation time to real time) be not greater
than 1.3. This assumes that up to 30 percent of the load could be handled by
suitable external preprocessing circuitry. Although several of the elimi-
nated computers could have ea.0.1y met the speed requirement on a single-
precision arithmetic basis, their shorter word length and the resulting need
to perform a substantial amount of double-precision arithmetic raised the
computation time considerably.
In addition to the speed requirement, the three recommended computers
satisfy the other required characteristics, i. e. ,
Availability
Requirement
At least 8000 words
At least one external interrupt
level (preferably several on a
hardware priority basis)
Not more than 4 to 5 months
after receipt of order
Characteristic
Memory capacity
Interrupt capability
Each of the three computers has certain advantages over the other two,
some of which are rather intangible and are not necessarily reflected in this
quantitative comparison. For example: the ALERT can provide a very high
operational speed if the commercial or plated-wire memory is used; the
RAC-230 has certain instructions in its repertoire that are tailored for such
operations as vector multiplication and matrix manipulations with a resulting
reduction in memory space and execution time; IBM is building a large num-
ber of the 4 Pi/CP computers and can promise quick delivery.
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TABLE III
COMPUTER RATING SUMMARY
Computer Speed
ratio
Meets
requirements
Total
points
AC MAGIC 311 7.077 No 42
AC MAGIC 331 1.929 No 61
Arma MICRO D 80.10 No 48
Autonetics D26J 1.614 No 67
Control Data 5360 5.288 No 70
General Precision GPK20 18.12 No 52
Honeywell ALERT 1. 147 b Yes 71b
Honeywell DDP-516 6.057 No 44
Honeywell SIGN III 3.806 No 45
HUGHES HCM-205 8.724 No 43
IBM GEMINI 37.46 No 33
IBM 4 Pi/CP-2 ' 1.118 Yes 72
IBM 4 Pi/EP 1.148 No 72
Nortronics NDC-1060 3.164 No 62
Raytheon RAC-230 0. 9300 Yes 74
Teledyne TDY 300 1.774 No 50
Teledyne TPY 210 10.195 No 42
Texas Instruments 2540 7.407 No 64
Univac 1818 ILAAS 8.742 No 46
Univac 1830 A 1.034 Yes 64
a Based on 9- to 12-month delivery.
b 0. 863 speed ratio and 77 total points with commercial or plated-wire
memory.
24
Some additional comments on the three leading computers may he signifi-
cant in showing their advantages over the other computers considered.
RAC-230. - The RAC-230 has the lowest speed ratio of any of the 20
computers, and this speed advantage provides the primary difference in
rating points for this criteria with respect to the other two recommended
computers. The higher speed is gained by the feature of memory overlap in
which the instructions are stored in one memory bank and the data in another.
Then, as an operand is referenced in one bank, the next instruction is simul-
taneously referenced in the second bank, with a time-saving of one memory
cycle due to the overlap. The assumption was made for this study that 75
percent cf the computation can be performed in the overlapped condition,
which gives a speed ratio of 0. 930 for the RAC-230. To note the effect of
overlapping, if only 50 percent of the computation is performed in this
manner, the speed ratio would be increased to 1. 02. The reliability for the
RAC-230 appears to be high, with an estimated MTBF of 5000 hours. This
estimate is based on part failure-rate experience from Apollo, Polaris, and
similar programs. Also, as mentioned above, this machine includes certain
instructions that are tailored for frequently encountered aerospace computa-
tions such as matrix manipulations and iterative formula solutions.
This is the newest of the three recommended computers and, to date,
has only been,built in an engineering model that will soon be van-tested. No
contracts have yet been received by Raytheon to construct a flightworthy
model, although based on previous experience in production computers for
Apollo and Polaris, Raytheon feels that flightworthiness is no big problem.
Honeywell ALERT. - The ALERT has several characteristics that make
it a leading candidate computer among those considered. For one thing, a
very flexible input/output unit is available. Up to seven I/O channels (either
parallel or serial) may be included with fully buffered operation. The direct
memory access channel allows high-speed transfers to and from memory
under complete external control without program attention. Another feature
of the ALERT is the extensive array of system support equipment that is
available. This includes the computer control unit for monitor and control
functions; peripheral I/O equipment such as paper-tape reader, paper-tape
perforator, and electronic data printer; and the maintenance and power unit
for maintenance test functions. In addition the ALERT provides six hard-
ware index registers which are an important assist to the programmer in
the design of complex programs with multiple loops. Finally, the 24-bit
word length of the ALERT (compared with 23 for RAC-230 and 16/32 for
4 Pi/CP-2) allows practically the entire AALS computation by single-
precision.
IBM 4 Pi/CP-2. - The information supplied by IBM on this computer is
quite sketchy, consisting mainly of a brief sales brochure. ThiF was supple-
mented with specific questions to IBM and information obtained from other
surveys, papers, and publications. The 4 PI/CP-2 is somewhat unique with
its dual word length of 16 and 32 bits, both for data and instructions. The
computer is quite fast in its 16'-bit arithmetic, with add, multiply, and
divide times of 3. 8, 11. 5, and; 46. 3 µsec, respectively. With 32-bit
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arithmetic, only the multiply time changes, increasing from 11. 5 to 18. 1
µsec. However, due to the preponderance of multiply operations in the
AALS equations, and since only a relatively small percentage of the total
computation can be performed with 16-bit precision, the effective speed of
this computer is less than the RAC-230 and about the same as the ALERT for
this application. An advantage of this machine is that IBM has indicated a
two-week delivery for the CP-2 in the present production configuration.
Background
Some general considerations that were made in rating the computers and
snaking the final recommendations will be discussed at this point. First,
the information obtained from the manufacturers of the various computers
ranged from rather sparse to very detailed and complete. Where information
was lacking, it was supplemented by direct communications with the manu-
facturers and reliance on other source documents (as listed previously). In
some cases where a particular piece of dat, was unavailable, an average or
best estimate was made (and so indicated) in the point rating for that partic-
ular characteristic. However, special efforts were made to obtain as accu-
rate and complete data as possible for the leading candidate computers.
One criterion not heavily emphasized in this evaluation was computer
reliability based on MTBF. This follows since meaningful, accurate figures
are difficult to obtain. In some cases, the MTBF figures are only rough
estimates or computed values, whereas in other cases the MTBF represents
the results of actual field operation over an extensive tin.e period. Exper-
ience has shown that the MTBF derived from field operatior is usually much
lower than an initial estimated or computed value. Thus, this characteristic
was de-emphasized by assigning it a small number of rating points.
Because of the short procurement schedule presently planned for this
equipment, only the presently available configurations and characteristics
were considered. For example, Honeywell is presently developing a plated-
wire memory system and already has a commercial memory with a 1. 0-4sec
cycle time which would reduce the ALERT add, multiply, and divide times
to 2, 12, and 30 µsec, respectively. Also, Raytheon is now in a development
phase on the RAC-230 to reduce its overlapped add and multiply times to 2 and
11 µsec. Howevek, neither of the new developments were included in the
evaluation since its
 is quEStionable whether they would be available for the
present application.
Sensitivity Analysis
It is quite evident that the validity of this computer-rating process is only as
good as the weightings applied to the various criteria. In our opinion, the
very heavy computer load envisioned makes the execution speed the most
important characteristic. In fact, the execution speed alone eliminates the
majority of the computers from further consideration. For comparison
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purposes, the speed ratio figures (ratio of computation time to real time)
are listed in the computer rating summary (Table III). However, it may be
that later considerations or computer load revisions may relegate computer
speed to a less important role. Thus, a sensitivity analysis has value in
showing the effects on overall rating of varying one or more characteristics.
To this end, the point rating for each criterion is tabul4ted in Table II.
With this rating table, it is then a simple matter to vary up or down the
allotted points for each characteristic (or grouping of characteristics) and
note its effect on the overall ratings.
Augmented Computer Subsystem
Although the computers recommended here are very fast, adequate speed
is still a problem since the indicated computation times do not include execu-
tive program time, input/output computation, and growth. To alleviate this
speed problem, the following recommendations are made in order of
preference:
1) Provide external preprocessing circuitry to perform the
least-squares fit on gyro data and possibly on acceler-
ometer compensation.
2) Continue investigation of navigation algorithms with the
goal of possible simplification.
3) Use two identical units in a dual-processor system.
Auxiliary and Ground Support Equipment
Auxiliary equipment as used herein refers to airborne rather than ground
support equipment. Both auxiliary and ground support equipment are dis-
cussed together in this report since the proportion of these two types of
equipment is still undetermined. In general, the inclusion of a crew member
as "test monitor" in the vehicle, equipped with appropriate I/O and moni-
toring equipment, will increase the probability of a productive flight by being
able to correct minor faults and/or change the test procedure as required.
Providing ai, crew member as test monitor will require for his assistance:
1) A computer control device that will provide access to the
computer for monitor and control functions
2) A maintenance unit that permits checking of the functional
status of the central processor
3) Some type of I/O device. This could be magnetic tape(which may also be needed in flight data recording), paper
tape, or a typewriter keyboard and printer unit.
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The ground support equipment will require all of the above listed equip-
ment plus extensive checkout equipment to assure the flight readiness of the
airborne equipment. This may include:
1) A movable, multiaxis table on which to exercise sensors.
2) An external computer (analog or digital) to simulate flight
dynamics of the vehicle in conjunction with the actual air-
borne equipment for purposes of foreseeing flight diffi-
culties or for ground evaluation of proposed flight test
modifications.
3) A go/no-go testing system that tests the functional status
of the various subsystems of interest. This might be
controlled by the central processor using a different
computer program during subsystem ground checkout,
provided there is adequate 1/0 capability for the central
processor to be able to check enough points of interest.
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APPENDIX A
INPUT/OUTPUT ELECTRONICS A6SEMBLY
The proposed input/outp ►►t (I/O) mechanization provides an effective and
efficient interface between the various assemblies of the AALS and a central
computer of the class considered in this study. The main requirements and
the general organization of the I/O are presented in thin appendix, followed
by a functional description of the operation of the major subassemblies.
System Requirements
It is apparent from the system study that two requirements are out-
standing;
• A large variety and number of inputs and outputs are handled
but no high-speed communication is involved.
• The pavigation equations include a filtering and preprocessing
section that is performed at a high iteration rate which uses
a significant share of the computer time. Transferring the
mechanization of these equations to the I/O assembly while
retaining programming flexibility will enable the use of a
single computer in the system with a reasonable margin for
growth.
To satisfy these requirements, the input/output link between the central
computer assembly (CCA) and the rest of the system has been selected to be
via direct memory access (DMA) except for the preprocessing portion of the
navigation equations which is done in the high-speed input channel (from the
inertial sensors). The benefits of DMA are in allowing the I/O master con-
trol (part of the I/O assembly) to take care of the necessary housekeeping of
the various channels and to sequence data transfer, thus releasing the CCA
for more computational tasks. It also effects the exchange of data with the
memory using only 20 to 30 percent of the computer time that would have
been necessary with the usual direct input/output configuration. This saves
about 5 to 7 per cent of the total program time. From a hardware point of
view, the additional control logic circuitry for DMA over a digital input/
output (DIO) mechanization is largely compensated by eliminating the need
for active register buffers, their function being accomplished by the memory.
These buffers are necessary with DIO to solve the queuing problem of the
large number of asynchronous inputs and to store the data temporarily until
interrogated by the program - without using priority interruption. The pre-
processor performs the high-speed sampling, curve-fitting computations,
and linear matrix multiplication for cross-axis corrections of the acceler-
ometer outputs. This leaves to the CCA only the slower and more complex
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processing. This concept provides a variable sensor sampling rate up to
1024 samples per second and curve fitting up to 128 times per second, which
saves about 25 to 30 percent of the total computer load.
General Configuration
Figure A-1 is a blork diagram showing the main sections of the I/O
assembly and their interface with the CCA and the other system assemblies.
The master control acts under program control - the direct I/O - to
initiate and monitor the operation of the various channels and coordinate
their exchange of data with the memory - DMA channel. Included is the
timing reference which under program control determines the iteration rate
of the high-speed computations and that of the basic computer program. The
three channels each specialize in conditioning one type of signal as indicated
by their names and hence interface with certain types of sensors. actuators,
or other devices. The high-speed input channel accepts pulse trains from
the gyros and accelerometers and presents 'o the memory binary words
representing average and weighted rotation increments and corrected ve-
locity increments. The digital I/O channel handles a wide variety of serial,
parallel, and discrete inputs and outputs and gates and encodes them into a
parallel binary format compatible with the CCA words. The analog I/O
channel performs 12 bit-plus-sign conversions and the necessary sampling
and holding functions to accommodate the analog signals.
Table A-1 lists the estimated physical characterist ►cs o: the 1/0 assembly.
The values given assume the use of the appropriate mix of standard and low-
power TTL integrated circuits and medium-scale integrated circuits to
optimize size and power while maintaining adequate speed margins.
TABLE A-1
INPUT /OUTPUT PHYSICAL CHARACTERISTICS
Subassembly Volume,cu. in.
Weight,
lb
Power,
W
Master control and timer 65 -- 6.0
High-speed input channel 55 - 7. 0
Digital input/output channel 50 - - 5.0
Analog input/output channel 100 -- 7. 5
Power supply 100 - - 11.5 
Package 150 -- --
Total 520 18.5 37.0
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It was assumed for the purpose of this study phase that all signals to the
display are analog and that BCD inputs from the pilot system control panel(P5CP) all come on one set of BCD code lines along with an identifying
discrete.
Master Control and Reference Timer
Figure A-2 shows the functional blocks of the master control and sequen-
cing and the reference timer. Their operation is explained below.
Channel selection and priority logic. - The logic coordinates between the
various channels and allocates  ime slots for each to access the memory.
It monitors their operation and provides linkage with the computer program
for supervisory control. Main functions of the logic are:
• Receiving commands from the program via the computer DIO
channel requesting the initiation of data transfer between the
memory and one of the I/O channels.
• If DMA is not used by a channel of higher priority, the logic
signals the appropriate device address sequencer and control
to link with the DMA and start the data transmission.
• Upon termination of the transmission, the channel releases
the DMA acid sends a signal to the logic, which in turn sets
discretes or priority interrupts that notify the computer
program of the status of the DMA and which channel is trans-
mitting.
• Requests for DMA use may also originate from the individual
channels and are treated like the computer requests on a
priority-level basis. They may be delayed until the current
transmission finishes or connected immediately to the DMA
while the other channels are ordered to stop (halt).
• If a computer request is received while the addressed
channel is busy or during a higher priority transmission,
the requept is held in the logic until the end of the transmis-
sion. Duking that time the logic is inaccessible to the com-
puter for more commands or requests except for override
discretes.
• The logic is also used for the transfer of individual words via
the DIO, e. g.. to the reference timer, and to handle all
external priority interrupts.
• The priority levels of the respective channels are program-
mable to provide flexibility and a means of disconnecting
failed channels (or handling redundancy).
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Device address sequencer and control. - There are three sequencer and
control blocks, one for each of the input channels. When initiated by the
channel selection logic, the sequencer selects some of the devices under its
control and connects them in turn to the memory. Stepping from one device
to the other is accomplished in coordination with the memory timing and the
availability of its access, which is shared with the other channels on a
priority basis and with the central processor. The sequencer also indicates
the significant part of the address of the memory location with which the data
is to be exchanged and determines if it is a read or write cycle.
Depending on the initiating command received, the sequencer scam a
selected group, or all the devices under its span of authority, according to a
preselected format. Throughout its operation it maintains close interaction
with the channel selection logic and may relinquish the DMA channel when
requested to yield to higher priority transfers. It is then in a "hold" mode
and resumes its scan as soon as the DMA channel is clear again.
Growth capability is included by providing for a fourth channel that can be
added at a future date.
Memory address control logic and data gating. - These sections handle
the	 ails of the DMA interface with the memory and the interlock with the
central processor.
The memory address control logic supplies and receives the necessary
timing signals and the cycle control signals to both the DMA channel and to
the address sequencers to keep the system in step. It also synthesizes the
full address to access the memory.
The data gating collects the input data from the I/O channels and distrib-
utes the output data.
These sections include the line driver and receivers interfacing with the
DMA channel.
Reference time.. - The timer supplies the basic iteration rate for the
computer program and that for the filtering preprocessor of the high-speed
input channel. Both are independently programmable.
The reference',clock is nominally 16 384 Hz and is divided by 16 to obtain
a preprocessor nominal iteration rate of 1024 Hz, The divisor (16) is under
program control and can be varied from 1 to 32, i, e. , in approximately six-
percent steps of nominal.
The computer program clock is obtained by dividing the preprocessor
clock by 8 (128 Hz). The division is again adjustable by program from 1 to
15.
This mechanization provides reat flexibility in independently varying
the bandwidth of the control loop rate of computer solutions) and the number
of points in the curve-fitting process to study their effect on performance
versus computer load.
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The clock stability is 50 ppm over the full military temperature range
without a special oven. Higher stability requires temperature control of the
crystal and oscillator.
High-Speed Input Channel and Filtering Preprocessor
The main function of this channel is to accept high-speed inputs from the
gyros and accelerometers of thr, strapped-down inertial measuring unit Lind
to perform the necessary data l: i l ^.ring or reduction. For the gyros, an 8-
point ( nominal) least-square fit ._ imputed; the accelerometer outputs are
operated on with a linear matrix for correction of cross-axis coupling. Both
the matrix coefficients and the number of points of the curve -fit are program-
mable.
Mechanization equations. - The equations mechanized by the preprocessor
are discussed below:
1) Accelerometer outputs are processed to obtain C  and Q i, the total
and corrected (for cross - axis coupling) velocity increments. For
digital, incremental inputs, the relations can be expressed as
T
Cj = Z AVj 	(A-1)
t= 0
Q i	 [Kij] 	 [cj ] + [Li]
or	
T
E	 [K..tJ	 J]	 [AV .]^ + L.t	 tt=o	 1
= Qi + Li
where
(A -2)
Qi =
	 CK ]
	
EAV.]
t = 0	
.
^^	 J
Avj = pulse output of the jth axis accelerometer
T = summation or computer sampling period ( 1/ 128 second)
The preprocessor simply accumulates the accelerometer pulses to
realize equation (A -1). It solves equation (A -2) by adding ( or subtracting)
constants K ij into accumulators for each accelerometer output pulse. When
the central computer reads-in Q i
 at the slower rate, it applies the proper
scale factor and adds Li.
2) For gyro outputs a straight line A + B. n is to be fitted to N readings.
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The relationships are:
N	 N
N . A + Z• B • N (N+1) _ L Aen or K I  + K2 B = L Aen = S1
no
 1	 no 1
and	 N	 N	 N
2 • N (N+1) + B• L n2 =	 (n O9n) or K 2A + K 3B =	 (n• &8n) = S2
n=1	 n=' 1	 n=1
The preprocessor mechanizes the equations:
S 1j	 too_ I A9.	 (A -3)
 J
N	 T	 T
S 2 = Z dT E AOj = E dT • (Dej)	 (A-4)
dT= O	 t=0	 t=0
where
dT = 0, 1, 2,	 N and represents time increments T of the
period over which the curve is fitted. It is nominally updated at
1024 Hz.
Equation (A -3) is realized, similar to equation (A -1), by accumulating
the gyro pulses. Equation (A-4) is implemented by accumulating the value
of dT for each gyro pulse.
At each period T the central processor reads in S ij and S 2 togenerate the two parameters of the straight line.
Operation. - Figure A-3 is a functional block diagram of the preprocessor
and control logic. The preprocessor basically consists of six similar com-
puting modules, one for each gyro and accelerometer input. A module con-
tains an input interface/ synchronizer, a serial adder and two gated shift
registers. They ane designed to handle pulse inputs in ternary format (posi-
tive pulse line, negative pulse line, and no pulse) at a nominal rate of 3600
Hz and up to 6000 Hz. The operation is as follows:
• The inertial sensor outputs are synchronized with the basic
reference clock. They are decoded at the inputs of the modules
as positive or negative increments to determine whether the
adder will add or subtract.
• A preprocessor cycle is started by the basic reference clock at
the maximum rate of the inertial sensors. Each cycle is divided
into four parts, the first being used in each module to accumulate
the input into one of the registers.
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• The rate input moduleE use the second part to accumulate the
contents of register dT into the other register of the module
as defined by the decoded input (add, subtract, or nothing).
• The modules accepting the accelerometer outputs use the three
last parts of the cycle to accumulate in their second register
the contents of registers K 1 , K2, K 3 . Addition or subtraction
is determined by the inputs, each in turn.
• Registers K 1 to K 3 are loaded from an active storage that
contains the nine constants of the correction matrix. Their
contents therefore change for each of the three last parts of
the preprocessor cycle.
• At intervals representing the sampling rate of the 8-point
fit (1024 Hz) a rulse from the reference timer causes
register dT to be incremented by one.
• At the computer sampling rate (128 Hz) a command is relayed
from the central computer which causes the contents of the
twelve registers in the modules to be read into the memory
and the registers and dT to be reset to zero. The interface
logic controls this transfer with the necessary gating and
interlock to prevent loss of any input information.
This operation, in fact, mechanizes the equations described
above, with flexibility in determining both the sampling rate
and the number of points in the curve-fit.
Other characteristics are;
• The contents of the active storage are periodically interrogated
by the computer to check their correctness. The storage is
NDRO and can be reloaf'ed by the computer to change or correct
the coefficients.
• The six computing modules are similar in hardware. Growth
capability can be provided by including additional modules.
Their inputs and outputs will be connectable to the other
modules acbording to a coded word set by the program in
the active storage. Thus, capability is available for modifying
the basic form of the equations or for redundancy.
Discretes and Digital Words Channel
Figure A-4 is a block diagram of the channel. It is a signal conditioner
or formatter and a multiplexer. The sequence of operation is to request
memory access, transfer data, and signal completion to the central processor
and program.
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Specific interfaces are:
1, Serial data from the digital command system (DCS). Upon receipt
of DCS ready, a clock is sent to the DCS to shift data into a shift
register; then a DMA is requested (input request 1). When the
master control logic allows the transfer, the register is cleared
and a discrete is signaled to the program. When the register
contains data an interlock is set to prevent further inputs.
2) Loran inputs and outputs. Loran request discretes are decoded,
and DMA is requested for three cycles: two inputs and one output.
A BCD word and its identifying g ag are entered and the velocity aid
word is outputed. The discretes define the Loran unit: master,
slave A, slave B.
The program is notified of the completion of the transfer.
s) Pilot system control panel (PSCP). Binary-coded decimal infor-
mation from the PSCP is entered when a discrete is received.
Sixteen different words are accepted. They are encoded as a
word tag along with the BDC word and are also ORed to generate
request 2 to obtain DMA.
4) Other inputs and outputs. The other inputs and outputs, discretes
and BCD coded, are periodically scanned under program control.
The program only initiates the scan.
5) The device address select and control logic is preset to step
through the desired sequence according to the request from the
program or the external device.
6) All BCD-binary and binary-BCD conversions are performed by
software in the central computer.
Analog Input/Output
This channel specializes in handling analog signals and their conversion to
and from digital format. Conversion is done by the successive approximation
method into sign and magnitude words. The inputs and the outputs are scanned
sequentially, each initiated under program control.
The channel mechanization block diagram is shown in Figure A-5,and the
A /D conversion flow diagram is shown in Figure A-6. The proposed A /D
and D/A converter is a Honeywell development and uses a combination of
monolithic hybrid and discrete circuitry.
OReer_at^ion. - The sequences of operation for input and output are very
similar.
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The program initiates a scan of the input signals by giving a "start" com-
mand to the device address sequencer and control which then turns on the
first input multiplex switch and initiates a conversion logic cycle. Analog-to
digital conversion is accomplished according to the flow diagram of Figure
A-5, and notification of completion after 150 µsec is given to the sequencer.
A memory access is then requested and the data stored. The sequencer
steps to the second multiplex switch, and the sequeiice is repeated.
All inputs are scanned and converted during all modes. Only the memory
location of those needed for a certain mode are interrogated by the program
during execution.
An alternate approach, that may reduce the wait time of the processor
between issuance of the command and the availability of all inputs, makes
use of a selection mask that allows the sequencer to dwell and convert only
those inputs specified by the program.
Scan of the outpui signals is also initiated by the program by a similar
start command. The digital data is requested from memory and loaded into
the register for D/A conversion. The first "sample switch' is turned on and
the output of the converter applied to the "hold circuit" for about 150 µsec.
The conversion logic then indicates termination of the cycle to allow the
sequencer to step to the next output.
Outputs that are not needed during a specific mode are loaded as zero by
the program m their respective memory locations.
A/D - D/A converter. - The converter proposed here is part of a Honey-
well-developed system requiring high accuracy and resolution of the analog
inputs and outputs. Significant features are:
• Sign and magnitude conversion provides saperior resolution and
low noise around null where accuracy is important.
• A bias voltage Vbias is summed with the ladder network output
to eliminate the null deadband caused by mismatch of components
and switch offsets.
• A test voltage Vtest is read in as positive and negative input
under program control. The converted values are then used by
the software as a compensation for the variclis offsets due to
aging and component tolerances. The test voltage is derived
from the precision supply and is used as a known reference
voltage.
• The multiplex switches and the positive/ negative (P/N) switches
are designed for matching characteristics not absolute perfor-
mance.
• High-level input analog signals are assumed: t 12 V full scale.
Low-level signals need additional low offset preamplifiers.
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APPENDIX B
COMPUTATIONAL SPEED DETERMINATION
The total computational load on the on-board computer was determined
from equations and corresponding sample rates for navigation, flight control,
guidance, and display tasks. The navigation equations considered are the
total set furnished by ERC and comprise the major portion of the computa-
tional requirements. The baseline sets of e quations as derived for control,
guidance, and displa y were used in the computer load estimates. For these
equations the Tustin method was used to convert transfer functions to differ-
ence equations.
The approach in determining the required computer speed was to find the
number of add (or subtract), multiply, divide, housekeeping, and subroutine
operations per second. This was done for each equation of each task. The
required subroutines include square root, sine, cosine, sinei cosine, inverse
tangent, and inverse sine. The sine and cosine of a given angle (sin/cos) is
included since its execution time is less than the sum of the sine only and
cosine only execution times.
The assumption was made that there is 1. 5 housekeeping instructions(fetch, store, and other miscellaneous instructions) for each add, multiply,
or divide. This assumption is considered valid because it was verified by
sample coding a typical ma.' ine as described in Appendix C. The execution
time for a housekeeping ir.- , - action is considered to be equal to the add time
becaicse, in a parallel machine, the time to perform instructions with two
memory references (instruction plus operand) is simply two memory cycles.
On a typical computer this gives a total housekeeping time equal to 20 to 30
percent of the time due to adds, multiplies, and divides. Also, since sub-
routine execution times were not known for most of the computers, an approxi-
mate time based on the following assumed combinatiorc of adds (or house-
keeping) and multiplies was used. (To achieve maximum speed, table look-up
rather than polynomial solution is assumed. )
OPE' ration
	 Combination
Square root
	 (18) add + (3) multiply
Sine	 (19) udc + (2) multiply
Cosine	 (19) add + ;2) multiply
Sine/ cosine	 (35) add + (4) multiply
Inverse tangent	 (28) add + (4) multiply
Inverse sine	 (28) add + (4) multiply
On the basis of the assumed ground rules, the total computational task,
in terms of operations per second, is summarized in Table B -1.
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TABLE B-1
SUMMARY OF TOTAL COMPUTATION(OPERATIONS PER SECOND)
Task Add Multiply Divide
House-
keeping
Square
toot Cos Sin/cos Tan
Navigation 24 464 28 217 530 79 817 -- -- 2 80 32
Control 5 312 6 144 -- 17 184 -- 128 -- -- --
Guidance 602 368 33 1 503 2 -- 28 14 --
Display 504 528 -- 1 548 8 -- 8 8 --
Totals 30 882 35 257 562 100 052 10 128 38 102 32
A significant item in Table B-1 data is that the total number of multi-
plies exceeds the total number of adds. Since the multiply time in a com-
puter is usually several times the add time, the multiply time of a given
computer largely determines its speed capability for this particular a ppli-
cation.
With Table B-1 and the previously discussed assumptions it is a simple
matter to multiply the operations per second by the corresponding execution
timea to determine the suitability of each candidate computer. The figure
obtained represents the ratio of required computing time to available or
real time. Thus a number less than one indicates that a computer has suffi-
cient speed for the four basic Lasks. Naturally the smaller the ratio the
better since the computer should allow sufficient computation time for pro-
gram growth. This is especially desirable in a research program such as
this.
Before determining this speed ratio, however, it is necessary to take
into account the amount of double-precision arithmetic required. This was
determined from estimates of precision (number of bits) made by the cog-
nizant analyst for each equation or each group of equations. Table B-2 was
then derived from these estimates to split the total computational time (if
computed entirely `,by single-precision) into double-precision and single-pre-
cision percentages' as a function of data word length. Since computational
time is involved, the ratio of multiply to add time is the determining factor
and thus will vary from computer to computer. To avoid having to use a
different double- precision function for each of the computers, the ALERT
execution times were used to give a typical multiply/add ratio.
Since the function changes rapidly beyond 20 bits, a double-precision
percentage of 0. 7 percent was used for a 23-bit word length as well. An
assumption made in computing the overall speed ratio is that the double-pre-
cision execution entirely by software is 10 times longer than by the hardware
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TABLE B-2
BREAKDOWN OF TOTAL
COMPUTATIONAL TIME
Data word length, bits
Single Erecision computation time
	 percent
Single precision Double precision
s14 34.0 66.0
16 36.7 63.3
18 40.1 59.9
20 58.3 41.7
24 99.3 0. 7
single-precision instructions. However, for those computers 0-at do have
hardware double-precision add (but not multiply), this factor is considered
to be 5.
The IBM 4 Pi/CP-2 and Nortronics NDC-1060 computers provide arith-
metic instructions for both the single-and double-length words (16/32 bits
and 14/28 bits, respectively); the corresponding execution times are used
in determining the speed ratios for these machines.
Another assumption made is that computers with overlapped memory
banks can perform 75 percent of all computation in the overlapped condition(with a resulting increase in speed). This applies to the Raytheon RAC-230
and Univac 1830A computers.
The speed ratio of the ALERT with com.percial or plated-wire memory has
been calculated to be 0. 863 instead of the 1. 147 ratio for the model with the
if
	
memory. This 25 percent increase in computational speed
is based on saving 2 µsec per arithmetic operation and an average of 1. 5
µsec per housekeeping operation.
The resulting total speed ratio for each machine is listed in Table III.
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APPENDIX C
INDEPENDENT SIZING ESTIMATE
An independent sizing estimate of the navigation equations was performed
by sample coding the equations using the instruction repertoire of the
Honeywell ALERT Computer. The actual instructions required to solve each
equation were listed, including the use of index registers, program loops,
and shifting operations. The execution times for these instructions were
tabulated. Sizing estimates for solving the navigation equations, using the
ground rules established for this study - nd by sample coding the equations,
are compared as follows:
Memory	 Execution time
Ground rules	 2068	 84.82%
Sample coding	 - 1692	 89.07%
The wider discrepancy in the memory estimates is due to extensive use
of loop operations in the sample coding which conserves storage. It should
be noted that the generally favorable comparisons may not apply to any
specific equation considered but that discrepancies tend to balance out as the
number and variety of computations increases.
Storage and execution times compiled during the sample navigation coding
exercise are listed in Table C-1. Sample coding was also done for the flight
control equations. Results are shown on the flow charts, Figures C-1
through C-3.
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TABLE C-1
NAV: GATION SIZING FROM SAMPLE CODING
Operation Memory Executionµsec
Hz Total,
percent
1.	 Bias and scale-factor computation 10 158 -- --
2.	 Accelerometer bias and scale-
factor compensation 7 196 128 2.51
3.	 Accelerometer cross-axis com- 24 168 128 2.15
pens ation
4.	 Accelerometer nonlinearity com- 8 190 128 2.43
pensation
5.	 Angular environment compensation 75 560 128 7.17
6.	 Accelerometer-to-body axis 5 106 128 1.36
transformation
7.	 Angular increment, rate and 17 1800 128 23.04
accelerometer computation
8.	 Gyro drift, computation 132 1102 128 14.10
9.	 Gyro drift compensation 10 152 128 1.95
10.	 Gyro-to-body axis transformation 10 200 128 2.56
11.	 Attitude matrix algorithm 165 921 128 11.79
12.	 Attitude matrix orthonormalization 105 846 16 1.35
13.	 Velocity increment resolution 27 216 128 2.76
14.	 Navigation computationb 16 255 64 1.63
15.	 Radar and inertial combining 43 686 16 1. 10
16.	 Euler angles 107 2055 32/16 5.48
17.	 Gravity c amputations 60 444 16 0.70
18.	 Geographic computer 94 1411 16 2.26
19.	 Radar coordinates 55 1106 1 0. 1 1
20.	 Radar coordinates - extrapolation 123 761 16 f	 1.22
equations
21.	 Loran C update 299 424E 8 3.40
Totals
Instructions 1392 -- -- 89.07
Constants and variables 300 -- --
1692
50
ADIT
34 LOCATIONSTEST VALUE OF Y IASTO SET VALUE OF 132 Mfec
CONSTANTS K	 K
^R 9 5
4 ADDS
2 MULTIPLIES
X 6. 1 K i, 2 SHIFTS
26 L
	COMPUTE	 7034eec
	
uA1 1	 1 Miy
I is
No
I5L
33 M uc.
'W
*c	 0
COMPUTE'	 1
O N 	 Lrp
hMy4
18 L
q4^ M
2 S
42L
295 sw6A
R
32M
3S
50 L
3921,
10 M
4t
w4 S
i^	 NO
IOL
40 port ^—
COMPUTE32L216 wsec
6	 4ALc3 10M
2S
ATT/HONC HOLO ON '	 NO
YES
MAY SWITCH ON
NO
I S M ,eX?
YES
0 ' L	-CL 10-
c3 	 c2
i	 D	 6	 8	 5L
6Lc	Lel Lc2 Lc 3	 22 Asec
V41 L
290 pvc
10 M
2S
NAV SWITCH ON?* IS t L ' a X ?
YE S 	YE	 NO
10L
	
eS . IS. 111,e8..13	
!O Pwc
A
Figure C-1. Pitch Axis Autopilot (ALERT Computer)
i
r
51
ADIT
36LCOMPUTE	 268 NSEC4A
f5, 16	 10M6S
NO NO
NAV SWITCH ON?
YES
K j-, CONSTANT
I: c - GUIDANCEINPUT
GLIDE SLOPE ON?
NO
ALT HOLD ON?
YES
Kh = CONSTANT
Kf = 0.0
ES
hh 
yb 
= 0.0
I,h yb = hhyb +9 GLIDE
Kh = 0.0
Kf = CONSTANT
'COL, o KCOL`'COL
> 20L
50 NSEC
FLARE ON?
IYES
hh = 0.0
yb
hh yb - r'hyb + hGLIDE
NO
COMPUTE
he, Ae, iCOLC
34L
212ASEC6M3S
END
Figure C-2. Collective Axis (ALERT Computer)
52
yY
J Y
^ONN
• ^Y
J 3<^N J 1f aw)L J^<!N
•
^Y
^.oN....
^ O
*^fNN
N MP NI"10
L y
A J J °J<7NrIN
^
j	 aim pi(NNO ^nrVNN eO^VYNjp Y^N.O COtl1
N N O St •7<^^P
^'
t
V ^ ` N
^YN>s
C	 lau
i^dl>
V ^	 1 ^
1>
+^ ♦ 	 ^
LO
W Y
Ile
J=^ .	 II	 M
C>1 d
^	 e	 n
-°
^ r3 :Y J wal N Y
l
---v^r ^
J
Yip
Figure C-3. Lateral Axis Autopilot (ALERT Computer)
53
NAV SWITCH OV
NO
:S
 > r XX ?
NO
YES
YES
0 -68	 8
8 -8	 -8 	-8SC, _8 SC1 
SC^ 
SC3 20L
50 VSEC
y
F- COMPUTE85 AND 85
	
C3	 C4
C1, eRC 2 	eRC 3 eRC4 6R C 5	 468 pSEC
1 ES o-
ATT/HDNG HOLD ON?
NO
0 -8	 8	 6
SC 2, SC 3. SC4
ATT/HDNG HOLD ON ? 	
YES
Fo	
NO
 -8	 8
RC4, RC5
NAV SWITCH ON ?
NO
^
R >+XXX ??
I NO
YES
YES	 0 _eRC
5
F
OR C -8RC1-8RC2-8RC3-6RC4-8RC5
7L
30 MSEC
COMPUTE
42L
312 pSEC
GO	 AND G°R lOM
S
,C C2S
CCMPUTE 200 pSEC
8 5C '.6 RC 8A
25
END
Figure C-3. Lateral Axis Autopilot (ALERT Computer) --
Concluded
	 •
54
BIBLIOGRAPHY
MANUFACTUFERS 1 DOCUMENTS USED
FOR COMPUTER EVALUATION
AC Electronics
1. MAGIC III Computers - Model 331, EP7424, 29 September 1967.
2. MAGIC III Computers - Model 311, EP8080, February 1968.
3. MAGIC III Computers - Programming Manual Model 311,
E—M34, April 1965.
Arma
1. Arma Mjcro-D Digital Computer - Descriptive and Programming
Manual. ID-Rev. B,e^cem e'G 1967.
Autonetics
1. Advanced D26J Series Computer Description (24-bit word length),
T7-9937301, 24 June 1S 7.
2. Advanced D26J Series Computer Description (12-bit word length),
T6-29111361, 1 ar,uary_7r .
Control Data
1. Control Data 5360 Computer Data Sheet.
Honeywell
1.' µ —CON&P DDP-516 General-Purpose I/C Digital Computer, 1966.
2. Technical Description, H-419 Guidance and Navigation System,
R-ED 24702, 15 January
ALERT
1. ALERT (AN/AYK-5) General-Pu ose Computer, Summary,
R-ED 2444613, 15 November 1067.
2. ALERT (AN/AYK-5) General-Purpose Computer,  General
Dcscri tior,, R-ED 24439B, January 1968.
3. ALERT (AN/A-l"K-5) General-Purpose Com uter Software
Systems General Description, R-ED 24292, February 196$.
n
55
Honeywell ALERT (Cont.)
4. ALERT (AN/AYK-5) General-Purpose Computer, Programmers'
Reference Manual, R-ED '242$0, September 1967.
5. Detailed Data for S stem Designers Interfacing the AL.;RT
omputer, Rev. A, June
SIGN - III
1. SIGN - III Digital Computer, Technical Summary, R-B, D 27489A,
May 1968.
2. SIGN - III Digital Computer, R-ED 24489, 3 January 1967.
3. SIGN - III Digital Computer, Technical Description, R-ED
24551C, MTY' 19615.
4. SIGN - III Computer Theory of Operation, R-ED 27283, October
Y§67.
5. SIGN - III Programmers' Reference Manual, R-ED 24579,
T April 1967.
IBM
1. IBM System/4 Pi Model CP, 67-825-41.
Keearfo—tt
1. Kearfott Aerospace Digital Computer, C67-0567 : 1 May 1967.
Northrop
1. Nortronics NDC - 1060 Data Processor, Nort 67-38, Rev. B,
August 1967.
2. 'Design Definition Document - Special I/O, 10 May 1968.
Ra t heon
1. Reference Manual - A General Description of Raytheon Aerospace
Computer, Model 230, R67- 0` -A, January 19fod.
56
RCA
1. The RCA - US" Variable Instruction Computer, E. H. Miller,
PE-363, 1967.
2. ReliabilitX Aspects of the Variable Instruction Computer
Miller, 1967.
Teledyne
1. Teledyne TDY 300 Space Computer, 110331.
2. TDY 210 Aerospace Digital Computer.
Texas Instruments
1. Model 2540 Computer.
Univac
1. Univac 1818 ILAAS Computer Technical Description, 12 June 1967.
2. Univac 1830A Computer Technical Description, PX4118D, October
1967.
.
